## AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application:

Claim 1 (Cancelled):

	Claim 2 (Prev	viously Presented):
	·	The electronic circuit as recited in claim, wherein when the self-test
2		detects that one of the slice arrays is defect free, the remap register associated with that slice array is set to indicate that the slice array is
4		defect free resulting in the associated remap selector circuit instructing the associated write selector circuit to direct data intended for storage
6		in that slice array to that slice array and instructing the associated read selector circuit to direct data read from that slice array to the output of
8		that slice array.
	. ,1	
	Claim 3 (Prev	viously Presented):
2		An electronic circuit for self-repair of a random access memory array, comprising:
		•
4		a write selector circuit associated with each slice array, wherein the random access memory is organized into a plurality of slice arrays,
6	*	wherein each slice array comprises at least one memory storage cell, and wherein at least one of the slice arrays is redundant;
8	1	min with our de route one or the only drawn to recently
10		a read selector circuit associated with each slice array;
10		a remap selector circuit associated with each slice array; and
12		
		a remap register associated with each slice array, wherein when power
14		is applied to the circuit, the circuit automatically performs a self-test, wherein when the self-test detects a defect, the remap register of the
16		slice array having the defect is set to indicate the presence of the defect resulting in the associated remap selector circuit instructing the
18		associated write selector circuit to redirect data intended for storage in that slice array to an adjacent slice array and instructing the associated
20		read selector circuit to redirect data read from the adjacent slice array
		to the output of the defective slice array, wherein the remap selector
22		circuit associated with each slice array comprises an OR gate, wherein the OR gate has a first OR-gate input, a second OR-gate input, and an
24		OR-gate output, wherein the first OR-gate input is connected to the OR-gate output associated with the adjacent higher-numbered slice
26		array, wherein the second OR-gate input is connected to the output of

the remap register, and wherein the OR-gate output is connected to the
input of the write selector circuit and the read selector circuit.

	,6	
	Claim A (Previ	iously Presented):
2		An electronic circuit for self-repair of a random access memory array, comprising:
4		a write selector circuit associated with each slice array, wherein the random access memory is organized into a plurality of slice arrays,
6		wherein each slice array comprises at least one memory storage cell, and wherein at least one of the slice arrays is redundant;
8		·
10		a read selector circuit associated with each slice array;
12		a remap selector circuit associated with each slice array; and
		a remap register associated with each slice array, wherein when power
14		is applied to the circuit, the circuit automatically performs a self-test, wherein when the self-test detects a defect, the remap register of the
16		slice array having the defect is set to indicate the presence of the defect resulting in the associated remap selector circuit instructing the
18		associated write selector circuit to redirect data intended for storage in
20		that slice array to an adjacent slice array and instructing the associated read selector circuit to redirect data read from the adjacent slice array
22		to the output of the defective slice array, wherein the write selector circuit associated with each slice array comprises a write multiplexer,
24		wherein the write multiplexer has a first write-multiplexer input, a second write-multiplexer input, a write-multiplexer control input, and a
		write-multiplexer output, wherein the write-multiplexer control input is
26		connected to the output of the remap selector circuit, wherein the first write-multiplexer input is connected to the second write-multiplexer
28		input associated with the adjacent higher-numbered slice array, wherein the second write-multiplexer input is connected to an output of
30		an input register, and wherein the write-multiplexer output is capable of transferring data to the slice array.
	,11	
	Claim 8 (Previ	ously Presented):
2	,	An electronic circuit for self-repair of a random access memory array, comprising:
4		a write selector circuit associated with each slice array, wherein the
6		random access memory is organized into a plurality of slice arrays, wherein each slice array comprises at least one memory storage cell,
8		and wherein at least one of the slice arrays is redundant;
10		a read selector circuit associated with each slice array;
		a remap selector circuit associated with each slice array; and

12	
14	a remap register associated with each slice array, wherein when power is applied to the circuit, the circuit automatically performs a self-test, wherein when the self-test detects a defect, the remap register of the
16	slice array having the defect is set to indicate the presence of the defect resulting in the associated remap selector circuit instructing the
18	associated write selector circuit to redirect data intended for storage in that slice array to an adjacent slice array and instructing the associated
20	read selector circuit to redirect data read from the adjacent slice array to the output of the defective slice array, wherein the read selector
22	circuit associated with each slice array comprises a read multiplexer, wherein the read multiplexer has a first read-multiplexer input, a
24	second read-multiplexer input, a read-multiplexer control input, and a read-multiplexer output, wherein the read-multiplexer control input is
26	connected to the output of the remap selector circuit, wherein the first read-multiplexer input is capable of obtaining data from the slice array,
28	wherein the second read-multiplexer input is connected to the first read-multiplexer input associated with the adjacent lowered-numbered
30	slice array, and wherein the read-multiplexer output is capable of transferring data to an output register.
	Claim 6 (Previously Presented):  The electronic circuit as recited in claim 3, wherein the electronic
2	The electronic circuit as recited in claim 3, wherein the electronic circuit is embedded within a bit-slice in an integrated circuit, wherein
	the bit-slice comprises the slice array and other circuitry associated
4	with the slice array.
	and the same of th
	Claim / (Previously Presented):  The electronic circuit as recited in claim 3, wherein when the defect is
^	The electronic circuit as recited in claim, wherein when the defect is
2	present:
4	for each slice array subsequent to the slice array in which the defect is
	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice
4	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to
6	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice array, and  for each slice array subsequent to the slice array in which the defect is
4 6 . 8 10	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice array, and  for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the read selector circuit to redirect data read from its adjacent slice array to the output of the slice
6	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice array, and  for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the read selector circuit to
4 6 . 8 10	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice array, and  for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the read selector circuit to redirect data read from its adjacent slice array to the output of the slice array,
4 6 . 8 10	for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice array, and  for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the read selector circuit to redirect data read from its adjacent slice array to the output of the slice

Claim 9 (Cancelled):

	7	
2 4 6	Claim 10 (Pre	viously Presented):  The electronic circuit as recited in claim A, wherein when the self-test detects that one of the slice arrays is defect free, the remap register associated with that slice array is set to indicate that the slice array is defect free resulting in the associated remap selector circuit instructing the associated write selector circuit to direct data intended for storage in that slice array to that slice array and instructing the associated read selector circuit to direct data read from that slice array to the output of
8		that slice array.
2	Claim 11 (Pre	viously Presented):  The electronic circuit as recited in claim 4, wherein the electronic circuit is embedded within a bit-slice in an integrated circuit, wherein the bit-slice comprises the slice array and other circuitry associated with the slice array.
2	Claim 12 (Pre	viously Presented):  The electronic circuit as recited in claim A, wherein when the defect is present:
4		for each slice array subsequent to the slice array in which the defect is
6		present, the remap selector circuit instructs the write selector circuit to redirect data intended for storage in that slice array to its adjacent slice array, and
8		for each slice array subsequent to the slice array in which the defect is
10		present, the remap selector circuit instructs the read selector circuit to redirect data read from its adjacent slice array to the output of the slice
12		array,
2	Claim 13 (Pre	viously Presented):  The electronic circuit as recited in claim 4, wherein the electronic circuit is an integrated circuit.
	Claim 14 (Pre	viously Presented):  The electronic circuit as recited in claim 8, wherein when the self-test
2		detects that one of the slice arrays is defect free, the remap register
4		associated with that slice array is set to indicate that the slice array is defect free resulting in the associated remap selector circuit instructing
6		the associated write selector circuit to direct data intended for storage in that slice array to that slice array and instructing the associated read selector significant data read from that slice array to the output of
8		selector circuit to direct data read from that slice array to the output of that slice array.

	Claim 1/5 (Pro	eviously Presented):
2	13	eviously Presented):  The electronic circuit as recited in claim 8, wherein the electronic circuit is embedded within a bit-slice in an integrated circuit, wherein
4		the bit-slice comprises the slice array and other circuitry associated with the slice array.
	Claim 16 (Pre	eviously Presented):
2	14	eviously Presented):  The electronic circuit as recited in claim 8, wherein when the defect is present:
4		for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the write selector circuit to
6		redirect data intended for storage in that slice array to its adjacent slic array, and
8		
0		for each slice array subsequent to the slice array in which the defect is present, the remap selector circuit instructs the read selector circuit to
2		redirect data read from its adjacent slice array to the output of the slic array,
	Claim 17 (Pre	eviously Presented):  The electronic circuit as recited in claim 5, wherein the electronic circuit is an integrated circuit.
_		The electronic circuit as recited in claim 3, wherein the electronic
2	15	circuit is an integrated circuit.